Synopsys and TSMC Collaborate on AI and Multi-Die Design Solutions

Sep 24, 2025
Synopsys and TSMC have announced a collaboration to enhance AI and multi-die design solutions using TSMC's advanced processes and packaging technologies.

Synopsys and Taiwan Semiconductor Manufacturing Company Limited (TSMC) have announced a collaboration to enhance AI and multi-die design solutions using TSMC's advanced processes and packaging technologies. Announced in a press release, the partnership focuses on delivering multi-die solutions with advanced electronic design automation (EDA) and intellectual property (IP) products.

The collaboration includes certified digital and analog flows on TSMC's N2P and A16™ processes, utilizing TSMC NanoFlex™ architecture to boost performance and speed analog design migration. Synopsys' 3DIC Compiler platform and 3D-enabled IP facilitate multiple customer tape-outs using advanced 3D stacking and CoWoS packaging technologies.

Additionally, the partnership has resulted in an AI-optimized photonic flow for TSMC's Compact Universal Photonic Engine (TSMC-COUPE™) technology, enhancing system design performance and addressing multi-wavelength and thermal requirements. This collaboration aims to empower customers to deliver differentiated multi-die and AI designs with enhanced performance, lower power, and accelerated time to market.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Silicon Brief, Enterprise AI Brief or Daily AI Brief.

Also, consider following us on social media:

AI Chips & Datacenters Enterprise AI AI Brief AI Brief (X)
Free newsletter

Silicon Brief

Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.

AI Token Webinar

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.