Google in Talks with Marvell to Develop New AI Inference Chips
Alphabet's Google is in talks with Marvell Technology, Inc. to design two new chips that aim to run artificial intelligence models more efficiently, according to The Information. The discussions involve developing a memory processing unit that will work alongside Google's tensor processing unit and a new TPU designed specifically for inference tasks.
The companies plan to finalize the design of the memory processing unit as early as next year before moving to test production. Google intends to produce about two million of these units, although the figure may change as talks continue. The chips are expected to divide AI workloads between compute and memory demands to improve efficiency.
Google has previously purchased data center chips from Marvell but is now pursuing exclusive semiconductor designs for its own infrastructure. The move reflects Google's effort to diversify its chip design partnerships beyond Broadcom Inc., which has been its primary TPU design partner. Broadcom recently signed a new agreement with Google to continue supplying custom TPUs and networking components through 2031.
Google currently manufactures its chips through Taiwan Semiconductor Manufacturing Co., though it is not yet clear whether the new chips will also be produced there. The collaboration with Marvell would add to Google's expanding custom chip strategy as demand for efficient inference hardware continues to grow.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Sep 29 Efficient Computer Raises $97 Million to Scale Its Processors Sep 29 Hikvision Adds HIKO AI Engine to Hik-Connect 7 Sep 29 Compal to Show NVIDIA AI Factory Infrastructure at OCP Summit Sep 29 Samsung Invests $1 Billion in KKR's Helix Data Center Platform Sep 29 Cerebras to Supply 100 Megawatts of AI Systems to Gimlet LabsSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
SEMIFIVE signs $52 million AI accelerator contract
SEMIFIVE Starts Mass Production of HyperAccel Bertha AI Chip
Synopsys and TSMC Expand AI Chip Design Partnership
General Compute Signs Cerebras Inference Deal
GMIF 2026 Sets AI Memory and Storage Agenda for Shenzhen
Daily AI Brief: the AI news that matters, in your inbox.