FotoNation and SEMIFIVE Partner on TriSilica AI Chip Development Using Samsung Foundry Process
FotoNation and SEMIFIVE have announced a strategic collaboration for the turnkey development of TriSilica, FotoNation’s perceptual AI chip family, according to a press release.
Under the agreement, SEMIFIVE will lead the full development process for TriSilica, which is designed for low power sensor fusion in edge AI applications. The TriSilica platform supports multimodal sensor inputs such as audio, millimeter wave, spectral, infrared, and RGB.
The first product in the series, the TS-210, is scheduled for a Multi-Project Wafer shuttle at the end of the year. Fabrication will use Samsung Foundry's 8nm Low Power Ultimate process. This partnership marks SEMIFIVE’s first European project and expands its presence beyond Asia and North America.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Enterprise AI Brief, Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Enterprise
Sep 29 OpenAI Launches Dots Agents in ChatGPT Sep 29 Omnissa Details Elara Governance Controls for AI and IT Actions Sep 29 GeoIntelX Adds 100 Years of SEG Research to GIX Sep 29 Relativity Adds KPMG and Three Law Firms to claiR Program Sep 29 Yellow.ai Launches Nexus EDGE Desktop Agent for Employee SupportMore from Data Centers
Sep 29 Efficient Computer Raises $97 Million to Scale Its Processors Sep 29 Hikvision Adds HIKO AI Engine to Hik-Connect 7 Sep 29 Compal to Show NVIDIA AI Factory Infrastructure at OCP Summit Sep 29 Samsung Invests $1 Billion in KKR's Helix Data Center Platform Sep 29 Cerebras to Supply 100 Megawatts of AI Systems to Gimlet LabsSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
SEMIFIVE Starts Mass Production of HyperAccel Bertha AI Chip
Synopsys and TSMC Expand AI Chip Design Partnership
Qualcomm and Amazon to Develop Custom Silicon for AI Data Centers
M31 and Ambiq Develop Low Power Chip IP for TSMC N12e
Samsung and Mistral Partner on AI for Chip Operations
Daily AI Brief: the AI news that matters, in your inbox.