ADLINK Expands COM Lineup with NXP i.MX95-Based Modules
ADLINK Technology has introduced its latest NXP-based IMX95 modules, powered by the NXP i.MX 95 applications processor family, announced in a press release. The modules are designed for use in aerospace, automotive edge, commercial IoT, industrial, medical, and networking sectors.
The new lineup includes two models: the OSM-IMX95 and the LEC-IMX95. The OSM-IMX95 is a compact module built for embedded edge systems, while the LEC-IMX95 targets scalable industrial IoT applications. Both feature a six-core Arm Cortex-A55 processor with an integrated Neutron NPU for AI inference and support for immersive 3D graphics.
The modules offer extensive connectivity options and are engineered for long-term deployment, featuring a 15-year product lifecycle. ADLINK positions these solutions to deliver performance, security, and efficiency for advanced edge and embedded computing environments.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief, Industrial AI Weekly or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Nov 14 Telus pulls out of two Vancouver AI data centre projects with Westbank Nov 14 Petition to reinstate Jensen Huang as Nvidia CEO passes 115,000 signatures, with Elon Musk among signers Nov 14 Asian governments respond to Jensen Huang's exit from Nvidia Nov 14 Malaysia plans law making data centres disclose AI chip imports and power use to curb smuggling Nov 14 More than 13,000 object to Chapelcross plan for world's largest AI data centre campusSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
Advantech Expands Robotics Platform With Functional Safety
Axelera AI Ships Europa Accelerators With Dell and Supermicro Systems
Altera Introduces Agilex 2X FPGA Portfolio for AI Systems
DeepX tapes out 2nm DX-M2 edge AI chip built for 100B-parameter models at 5W
Ceva NPU Enters Production in Mobilint REGULUS Chip
Daily AI Brief: the AI news that matters, in your inbox.