NVIDIA Selects Micron for SOCAMM Memory Rollout
NVIDIA is set to deploy between 600,000 and 800,000 SOCAMM modules in 2025, marking a significant step in the memory market. This initiative, announced in a press release, positions SOCAMM as a potential successor to high-bandwidth memory (HBM), with the company's GB300 "Blackwell" platform among the first to adopt this technology.
Micron Technology has emerged as the first memory maker approved for volume production of SOCAMM, outpacing competitors Samsung Electronics and SK Hynix. SOCAMM is designed for low-power, high-bandwidth AI computing, offering a 2.5x increase in bandwidth and a one-third reduction in size and power consumption compared to traditional RDIMM modules.
While the initial deployment will focus on AI servers and workstations, the inclusion of SOCAMM in the Digits AI PC indicates broader ambitions for the consumer market. This move could reshape dynamics in the substrate sector, as the module requires custom-designed PCBs, creating new demand opportunities for substrate suppliers.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Sep 30 Sophia Space and Redwire Explore Orbital Data Centers Sep 30 SKF Recreates Greta Garbo With AI for Magnetic Bearing Campaign Sep 30 LG Innotek Targets $5.94 Billion in Semiconductor and Physical AI Businesses Sep 29 Efficient Computer Raises $97 Million to Scale Its Processors Sep 29 Hikvision Adds HIKO AI Engine to Hik-Connect 7Silicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
M31 and Ambiq Develop Low Power Chip IP for TSMC N12e
SEMIFIVE Starts Mass Production of HyperAccel Bertha AI Chip
Supermicro Starts Shipping NVIDIA Vera Rubin NVL72 Racks
MediaTek Introduces Dimensity 9600 Pro Smartphone Chip
Synopsys and TSMC Expand AI Chip Design Partnership
Daily AI Brief: the AI news that matters, in your inbox.