NEXT Semiconductor Unveils Full-Waveform LiDAR Processor SoC

Oct 21, 2025
NEXT Semiconductor Technologies has announced the NXLR1 LiDAR Processor Unit, a system-on-chip integrating 12 high-speed ADC channels with proprietary Full Waveform Capture processing for enhanced perception in autonomous vehicles.

NEXT Semiconductor Technologies has announced the availability of its NXLR1 LiDAR Processor Unit (LPU), a digital LiDAR system-on-chip designed for automotive advanced driver-assistance systems and autonomous vehicles, according to a press release.

The NXLR1 integrates 12 channels of 16-bit analog-to-digital converters, each sampling at up to 2 billion samples per second, with proprietary Full Waveform Capture pulse processing on a single chip. The processor controls laser pulse firing, digitizes the full return signals, and provides processed metadata to downstream systems via high-speed serial links.

The SoC offers up to ten times greater power efficiency and cost advantages over FPGA-based platforms. It aims to improve long-range LiDAR perception while reducing the processing load on AI systems used in autonomous navigation.

Evaluation systems for the NXLR1 are available now, with engineering samples expected in the first quarter of 2026.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Robotics Brief, Silicon Brief or Daily AI Brief.

Also, consider following us on social media:

AI & Robotics AI Chips & Datacenters AI Brief AI Brief (X)
Free newsletter

Robotics Brief

Weekly coverage of AI-driven robotics advances in industrial automation, autonomous vehicles, and robotic systems.

Guide
Private humanoid makers by latest disclosed equity round

Private humanoid makers by latest disclosed equity round

Thirteen independent humanoid robot makers, ordered by the size of their latest disclosed round

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.