Atlas Data Storage and imec Partner on DNA-Based Data Storage

Mar 11, 2026
Atlas Data Storage and imec have formed a strategic partnership to advance synthetic DNA data storage, combining Atlas's ASIC design and DNA synthesis technology with imec's semiconductor expertise and fabrication capabilities.

LEUVEN, Belgium and SOUTH SAN FRANCISCO, Calif. — announced in a press release, Atlas Data Storage and imec have entered a strategic partnership to accelerate the development of digital data storage using synthetic DNA.

The collaboration combines Atlas’s custom ASIC design and scalable DNA synthesis platform with imec’s advanced chip development, fabrication, and integration capabilities. Imec co-developed and produced a nano-scale array of electrochemical cells on top of Atlas’s CMOS ASIC, enabling millions of synthesis sites to operate in parallel. This integration aims to increase DNA synthesis throughput by several orders of magnitude.

Imec’s R&D team developed specialized processes to ensure electrical isolation and stability across the dense electrode array, addressing challenges such as leakage currents in small-scale platinum devices. Through its IC-Link division, imec also manages the supply chain for Atlas’s custom wafers.

Beyond technical cooperation, imec is becoming a shareholder in Atlas Data Storage as part of its venturing strategy, providing Atlas with access to imec’s fabrication infrastructure, R&D resources, and partner ecosystem.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.

Also, consider following us on social media:

AI Chips & Datacenters AI Brief AI Brief (X)
Free newsletter

Silicon Brief

Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.

AI Token Webinar

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.