Axelera AI Secures €61.6 Million for Scalable AI Chiplet Development

Mar 7, 2025
Axelera AI has received up to €61.6 million in funding from the EuroHPC Joint Undertaking to develop its Titania AI chiplet, designed for high-performance computing and data centers.

Axelera AI has secured up to €61.6 million in funding from the EuroHPC Joint Undertaking (JU) and member states to develop its Titania AI chiplet, announced in a press release. This funding is part of the Digital Autonomy with RISC-V for Europe (DARE) Project, which aims to foster the development of European processors and accelerators for high-performance computing (HPC) and emerging applications.

The Titania chiplet is designed to be a high-performance, energy-efficient, and scalable AI inference solution. It leverages Axelera AI's Digital In-Memory Computing (D-IMC) architecture, which allows for near-linear scalability from the edge to the cloud. This architecture is enhanced with proprietary RISC-V vector extensions, enabling the chiplet to excel across diverse AI workloads.

Axelera AI plans to expand its research and development teams in the Netherlands, Italy, and Belgium to support the development of Titania. The chiplet is expected to address the increasing demands for AI inference computing, particularly in data-intensive applications and future zetta-scale HPC centers, with a target deployment date of 2028.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.

Also, consider following us on social media:

AI Chips & Datacenters AI Brief AI Brief (X)
Free newsletter

Silicon Brief

Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.

AI Token Webinar

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.