Open Compute Project Introduces Universal Link Layer for AI Clusters
The Open Compute Project Foundation has announced a significant advancement in silicon diversity for AI and high-performance computing (HPC) clusters with the release of a new Universal D2D Transaction and Link-Layer specification. This development was announced in a press release and aims to enhance the performance and flexibility of AI clusters by allowing for specialized workload tuning.
The new specification includes a universal link layer that integrates with various physical layer standards, facilitating low-latency and low-overhead packetization across a wide range of protocols between chiplets. This architecture allows for customization of the mapping from upper-level transaction layer services to the underlying physical layer, enabling the choice of physical layer without impacting other layers.
The initiative is part of the OCP's broader effort to foster an open chiplet economy, where vendors can sell chiplets embodying their intellectual property to integrators who then build specialized System in Packages (SiPs). This approach is expected to drive innovation by simplifying integration and maintaining high performance without the need for costly protocol bridges or complex conversions.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Sep 30 Sophia Space and Redwire Explore Orbital Data Centers Sep 30 SKF Recreates Greta Garbo With AI for Magnetic Bearing Campaign Sep 30 LG Innotek Targets $5.94 Billion in Semiconductor and Physical AI Businesses Sep 29 Efficient Computer Raises $97 Million to Scale Its Processors Sep 29 Hikvision Adds HIKO AI Engine to Hik-Connect 7Silicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
Huawei Unveils UnifiedBus Architecture for AI Clusters
Compal to Show NVIDIA AI Factory Infrastructure at OCP Summit
XKL Adds Low Latency Optical Links for Distributed AI
Open Secure AI Alliance Joins Linux Foundation
Aitech Introduces Rugged AI Boards for Defense Systems
Daily AI Brief: the AI news that matters, in your inbox.