NEO Semiconductor Launches NEO.AI Memory Platform for AI Chips
NEO Semiconductor announced in a press release the launch of NEO.AI, a memory platform for artificial intelligence systems. The platform combines X-SRAM for AI cache and 3D X-DRAM for high bandwidth memory capacity.
The company says X-SRAM can deliver up to 5 times higher on chip memory density than conventional SRAM while remaining compatible with standard nanosheet logic processes. NEO Semiconductor says 3D X-DRAM can deliver up to 10 times higher memory capacity than conventional DRAM by using 3D NAND manufacturing processes.
NEO Semiconductor founder and CEO Andy Hsu is scheduled to present the platform on August 5 at FMS: The Future of Memory and Storage in Santa Clara, California. The event runs from August 4 to 6, 2026.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Data Centers
Nov 14 Telus pulls out of two Vancouver AI data centre projects with Westbank Nov 14 Petition to reinstate Jensen Huang as Nvidia CEO passes 115,000 signatures, with Elon Musk among signers Nov 14 Asian governments respond to Jensen Huang's exit from Nvidia Nov 14 Malaysia plans law making data centres disclose AI chip imports and power use to curb smuggling Nov 14 More than 13,000 object to Chapelcross plan for world's largest AI data centre campusSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Market report
2025 Generative AI in Professional Services Report
Thomson Reuters
This report by Thomson Reuters explores the integration and impact of generative AI technologies, such as ChatGPT and Microsoft Copilot, within the professional services sector. It highlights the growing adoption of GenAI tools across industries like legal, tax, accounting, and government, and discusses the challenges and opportunities these technologies present. The report also examines professionals' perceptions of GenAI and the need for strategic integration to maximize its value.
Read moreYou may also like
TSMC weighs making 3D DRAM memory chips at Nvidia's request
DeepX tapes out 2nm DX-M2 edge AI chip built for 100B-parameter models at 5W
Innodisk adds data-centre SSDs and server memory for AI workloads
Tohoku University and AISIN Build AI Chip With 65.7 Millisecond Startup
Samsung to Use TSMC Process for NVIDIA Custom Memory Chips
Daily AI Brief: the AI news that matters, in your inbox.