E&R Engineering to Showcase Advanced Packaging and CPO Technologies at ISIG 2026

Apr 16, 2026
E&R Engineering will present its latest semiconductor process technologies, including Advanced Packaging, Co-Packaged Optics, and Through-Glass Via innovations, at the ISIG Symposium in Sunnyvale, California, on April 20–21, 2026.

E&R Engineering Corp. will highlight its semiconductor process innovations at the International Semiconductor Industry Group (ISIG) Symposium in Sunnyvale, California, on April 20–21, 2026, announced in a press release.

The company will present technologies focused on Advanced Packaging and Co-Packaged Optics (CPO) for high-performance computing and AI applications. Key demonstrations will include specialized plasma cleaning and laser processes designed to optimize optical interconnects and heterogeneous integration.

E&R will also showcase its Fan-Out Panel Level Packaging (FOPLP) solutions for large panels, offering laser marking, cutting, plasma cleaning, and warpage control up to 16 mm. Additional highlights include Through-Glass Via (TGV) capabilities for high-density interconnects and its Automation Integration Service (AIS), which combines multiple process modules into unified systems.

With service hubs in Phoenix, Arizona, and Hillsboro, Oregon, E&R continues to expand its North American operations, aiming to strengthen local support and integration with the U.S. semiconductor supply chain.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Industrial AI Weekly or Daily AI Brief.

Also, consider following us on social media:

AI Brief AI Brief (X)
Free newsletter

Industrial AI Weekly

The latest advancements in smart manufacturing, predictive maintenance, AI-driven quality control, supply chain & more.

AI Token Webinar

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.