Rapidus Signs Collaboration Agreement with Fondazione Chips-IT in Italy

Jun 16, 2026
Rapidus Corporation has signed a Memorandum of Understanding with Fondazione Chips-IT to strengthen semiconductor collaboration between Japan and Italy, focusing on advanced circuit design and future manufacturing initiatives.

Rapidus Corporation has signed a Memorandum of Understanding with Fondazione Chips-IT, an Italian foundation focused on semiconductor circuit design, announced in a press release. The agreement was formalized during a visit by Japan Prime Minister Sanae Takaichi to Italy on June 15, 2026, as part of broader efforts to advance bilateral cooperation in technology and science.

The partnership will involve information sharing and discussions aimed at supporting semiconductor research and manufacturing in both countries. Fondazione Chips-IT collaborates with international research institutions and plays a central role in Italy's semiconductor ecosystem, aligning with the European Chips Act.

The collaboration follows Rapidus' recent agreement with the UK Semiconductor Centre and supports its goal of beginning mass production of 2-nanometer logic semiconductors in Japan by 2027. Both organizations plan to explore joint circuit development using Rapidus' advanced technologies.

We hope you enjoyed this article

Consider subscribing to one of our newsletters like Silicon Brief or Daily AI Brief.

Also, consider following us on social media:

AI Chips & Datacenters AI Brief AI Brief (X)
Free newsletter

Silicon Brief

Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.

Guide
AI interconnect and networking startups

AI interconnect and networking startups

29 private startups developing the chips, optical switches and memory fabrics that move data through AI infrastructure.

Whitepaper

Tensordyne Napier: What If One Rack Could Do the Work of Nine?

Tensordyne

This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.

Read more

You may also like

Free, six days a week

Daily AI Brief: the AI news that matters, in your inbox.