Google Partners with MediaTek for Next-Gen AI Chips
Google is collaborating with MediaTek to develop the next generation of its AI chips, known as Tensor Processing Units (TPUs), set for production next year. This partnership, reports Reuters, is part of a broader industry trend where tech giants are moving to reduce their dependence on Nvidia's GPUs.
Despite this new collaboration, Google will continue its relationship with Broadcom, the chip designer it has worked with for several years. MediaTek was chosen for its strong ties with chip manufacturing giant TSMC and its competitive pricing compared to Broadcom.
Google's investment in TPUs is significant, with expenditures estimated between $6 billion and $9 billion last year. This move aligns with Google's strategy to gain more control over its AI hardware, cut costs, and reduce reliance on external suppliers like Nvidia.
We hope you enjoyed this article
Consider subscribing to one of our newsletters like Enterprise AI Brief, Silicon Brief or Daily AI Brief.
Also, consider following us on social media:
More from Enterprise
Sep 20 Litera Brings Foundation Firm AI Search to ChatGPT Enterprise Sep 19 Collinson Funds Priority Pass AI and App Expansion Through £500 Million Program Sep 19 Disney Names Former Character.ai CEO as Its First CTO Sep 19 Anthropic Picks Accenture for AI Safety Testing Sep 19 Huawei Unveils Immersive Telepresence SystemMore from Data Centers
Sep 19 Virginia Proposes Data Center Rules and Creates AI Task Force Sep 19 House Passes Bill to Shield Ratepayers From Data Center Power Costs Sep 19 Laminar Joins L'Oreal Sustainability Accelerator Sep 19 Dnotitia Begins Testing VDPU ASIC Samples Sep 19 Nscale Files for US Initial Public OfferingSilicon Brief
Weekly coverage of AI hardware developments including chips, GPUs, cloud platforms, and data center technology.
Whitepaper
Tensordyne Napier: What If One Rack Could Do the Work of Nine?
Tensordyne
This Tensordyne whitepaper presents Napier, an inference-focused AI processor and rack-scale system based on the company’s TDN Math logarithmic number system. It examines infrastructure requirements for large mixture-of-experts and agentic models, compares major inference architecture approaches, and details the TDN AIP processor, TDN72 pod, TDN Link fabric, and Napier Ultra configuration. The paper reports simulation-based performance, cost, and accuracy-validation results, including Tensordyne’s projected comparison of one Napier rack with a nine-rack Nvidia Rubin plus Groq deployment; the chip is reported as taped out and in fabrication.
Read moreYou may also like
Qualcomm and Amazon to Develop Custom Silicon for AI Data Centers
Google Cloud and Accenture Form Gemini Unit With Up to 1,000 Engineers
ASUS Expands AI Infrastructure From Cloud to Edge
SEMIFIVE Starts Mass Production of HyperAccel Bertha AI Chip
Aitech Introduces Rugged AI Boards for Defense Systems
Daily AI Brief: the AI news that matters, in your inbox.